Introduction
Circuit Under Test (CUT) Genetic algorithms have grown in popularity following Holland's work in the field [2] , and have been successfully applied to many real world problems [3, 4] . In the case of VLSI design they have been successfully applied to problems such as channel routing [5] and cell placement [6] , and design for test presented by the authors in [7] . Aylor et al [8] also employ GAs with a covering heuristic to reduce the size of test sets, that were produced by a random test pattern generation system. Since the authors used a GA for ATPG in [1] , other researchers; Rudnick et al [9] have employed GAs for test generation with combinational and sequential circuits, at the gate level realisation of abstraction. This paper focuses on a hierarchical genetic test pattern generation system. which is guided by a dynamic structure in its search for an optimum test set. The GA system is an adaptation of the basic technique introduced in Each test pattern must now be evaluated for its fitness [2] [3] [4] -another biologically derived term used to measure the proficiency of individuals in the quest for producing offspring that have a greater ability to solve a given problem than their parents. To evaluate the fitness of the chromosomes (test patterns) produced it is necessary to employ fault simulation to assess the effectiveness of every pattern, by implementing the Single Stuck-at fault model [10] in the simulation procedure. In the initial population the fitness value is simply a measure of each patterns fault coverage. In the following example a small circuit is used to demonstrate the initial fitness evaluation procedure, that takes place before parent selection.
is recorded for that pattern. Each node within the circuit is then forced to a logic '1' and a logic '0', to simulate stuck-at one and stuck-at zero respectively. If the circuit output(s) differ from that of the fault-free response the simulated fault condition is said to be detected by the applied pattern. To determine the fitness of a test pattern a scoring system is employed, the values assigned to a pattern are dynamically adjusted in proportion to the size of the simulated circuit. However, for the purpose of this example a figure of ten points is awarded for each fault detected by a pattern; the total value awarded to a pattern is that pattern's fitness value. [3, 4] . The technique adopted by the system is the roulette wheel method of parent selection [3, 4] , this method ensures that the fitness values assigned to the test patterns, are proportional to their probability of being selected as parents. To illustrate the simulation procedure a population of six potential test patterns, were manually generated at random by tossing a coin (heads = 1, tails = 0), the resultant population is represented in Table 2 .2 by the array POP [n], where 'n' denotes the number of the population member.
Each parent selected will undergo crossover. The method employed is referred to as two-point crossover; the two parents selected for crossover exchange information residing between two randomly generated points within the binary string, producing two new potential test patterns that have inherited characteristics from both of their parents. This procedure continues until a whole new population of chromosomes are created. The next genetic operator to be applied to the population is bit mutation [3, 4] , which introduces new information into the population. The probability of any bit within the population being altered is approximately 2.5%; this figure is notably larger than that used by a typical GA [4], but it has been adjusted to satisfy the requirements of the system. Every pattern in the population is applied as a primary input to a software model of the current circuit, and a fault-free response column, and their corresponding fitness values are shown in the last column. For the example circuit, the test patterns are awarded ten points for detecting a fault condition that has not been detected by any of the patterns within the test set, but only one point for detecting a previously detected fault condition, based on information gleaned following consultation of the GRT.
Global Record Table
Once the above procedure is completed, a new population has been created. The new population must be re-assessed for assignment of fitness values. Before this is attempted a global record table is established; this table holds information relating to the test patterns that have been chosen for entry into the test set. If a test pattern is successful in being chosen for entry into the test set, the global record table is updated with the fault coverage of that pattern. The GRT also plays another important role in providing the simulation function with information regarding undetected faults in the circuit, it is this information that is used as the basis of the scoring function that will assign new fitness values to the population members.
The algorithm determines the fittest member in each generation, this pattern is now a candidate for entry into the test set, but will only be entered if it improves the fault cover currently achieved by the test set. By applying this rule the possibility of duplication of any pattern within the test set is eliminated. To illustrate the fitness scoring function and related award values, reference is made to the example circuit in Figure 2. 2. Consider the scenario in Table 2 The fittest test pattern in Table 2 .5 is '111' with a fitness value of 31, and is elected by the algorithm for entry into the test set. The pattern successfully gains entry into the test set since it improves the total fault coverage of the set. Table 2 .6 Updated Global Record Table  011 A/1 A/0,B/0,C/1,D/1 E/1,OUT/0 Clearly for 100% fault cover the next test pattern chosen by the GA for entry into the test set is '000', detecting the remaining faults in the fault list. Table 2 .5, the faults detected by each of the test patterns are shown in the second Figure 2 .3 illustrates the interaction of the main system functions.
The fitness/fault simulation function consults the GRT before the scoring function assigns a fitness value to a test pattern. The fittest pattern from the population is then entered into the test set if fault coverage is improved. The GRT is then updated. primary output of the main circuit. This may be accomplished within the same simulation routine, by employing an identical procedure to the fault simulation used in the original system. This can only be achieved if the fault simulation process is provided with the logical function of each of the modules at the architectural level. The necessary information regarding the internal structure of any module, may be gleaned from design software in which the system is implemented. Current software design packages are supplied with comprehensive cell libraries supplied, which may be exploited for this purpose. The speed-up achieved is due to the fact that fault simulation may be carried out without referring to the whole circuit at gate level. The method of fault simulation adopted by the proposed system is known as the row method [12] .
For each potential stuck-at fault condition within the circuit full fault simulation of the whole device at gate level is carried out; this is obviously time consuming and therefore, not cost-effective. If however, fault simulation is executed at module level, it is necessary to expand one module at a time, in order to detect any fault occurring on internal nodes. A diagrammatic representation of this procedure is shown in Figure 3 .1.
A cost model for the speed-up in hierarchical test pattern generation is presented by Min et al [12] . The cost of generating a test for each gate is given as a product of the number of potential fault conditions for that gate f * g and the cost of generating a test for a single fault in that gate is C ij, where i and j provide the twodimensional address for a gate of module within a hierarchical tree topology, and S ij denotes the evaluation cost of a module. Then the total cost is the sum of the cost of test generation for all gates. The generalised equation proposed in [12] is: A fault condition within the module under test (MUT) is said to be detected if the primary output of that module, differs from the output given for the fault-free state. However, it is now necessary to propagate that fault condition from the output of the MUT to the Where L represents the number of levels of expansion required to transform the module into a gate level realisation, and K represents the number of modules that are produced by each expanded module. Then the number of primitive gates G within the circuit is equal to K L. Full derivation of the cost formulae are presented in [12] , resulting in a formula proposed for the cost of hierarchical test pattern generation without backtracking;
faults. This search procedure is effective in producing efficient test sets that are compact at the same time. 
Results
The system has been successfully applied to a number of combinational test circuits, and to most of the ISCAS 1985 benchmark circuits [13] , where it compared favourably to other systems.
However the basic test system is not the issue in this paper, the results therefore concentrate on the performance of the system, and the flexibility provided by the global record table.
A more general effect of the GRT and the award assignments can be visualised by examining However, the system converged extremely quickly with higher awards exceeding 75 points, for the example circuit. By increasing the value of the award above a certain threshold (10 in the example), a steeper learning gradient is achieved, enabling the GA to rapidly converge to a steady state in its search for remaining test patterns. The performance is due to the fact that the higher award values, guide the GA's search away from test patterns that detect a low number of faults, and concentrates on test patterns that detect high numbers of previously undetected Another parameter that affects the performance of the system is the mutation operator. The GRT was operated with an adaptive mutation function, which self-adjusts throughout the genetic evolution. The probability of mutation is increased when the fault coverage of the test set, shows no improvement over three successive generations. Figure 4 .3 illustrates the effect of the adaptive mutation operator on the convergence of the GA's search for an efficient test set.
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As an example the GA was applied to the ISCAS C880 benchmark circuit, and was assigned an award of 35 points for detecting previously undetected faults.
The fault coverage achieved was 100%, with a compact test set of 27 patterns. This compares favourably with other research into compact test set generation. For example, Pomeranz et al [14] achieved the same fault cover with their system "COMPACTTEST", with a test set of 30 test patterns. In [15] Ayari et al present COMPACT which also produced 100% fault cover, with a test set of 32 test patterns.
